* 2.0 Clock Latency * Simultaneous Read and Write SigmaDDRâ„¢ Interface * Common I/O bus * JEDEC-standard pinout and package * Double Data Rate interfac.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download